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[57l ABsrTucT 
Disclosed is a method and apparatus for reformatting 
and de-serializing a serially-received sequence of data 
words, each consisting of a fued number of binary data 
bits. A block of nm bits is serially fed into a shift register 
or seriallyconnected group of shift registers. In lieu of 
the (nm - 1)th shift, the bits are rearranged within the 
shift register in parallel fashion, according to a pre- 
scribed scheme. Shifting then continues, until the first 
bit of each data word appears in the last bit position in 
the shift register, at which time that data word is shifted 
in parallel into an output buffer stage, from which it is 
outputted in parallel, after a fued delay. 
14 Gums, 8 Drawing Figurea 
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DIGITAL DATA R E F O R M A ’ I T E R / D E S E R  
BACKGROUND OF THE INVENTION 
1. Origin of the Invention 5 
The invention described herein was made in the per- 
formance of work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautics and Space Act of 1958, Public Law 85-568 
(72 Stat. 435; 42 USC 2457). 10 
2. Field of the Invention 
This invention relates generally to digital data refor- 
matting and, in particular, to methods and apparatus for 
combining such reformatting with a transformation 
from serial input to parallel output. I5 
3. Description of the Prior Art 
There are numerous instances where it is desirable to 
convert serially received binary digital data into a paral- 
lel format for further processing and/or t r d s s i o n .  In 
such applications it is often necessary to reformat the 20 
data, so that each channel of output data represents a 
certain identifiable portion of the input data 
For example, in television surveillance from an earth 
staellite, a television vidicon tube, may be scanned to 
generate picture data, having a serial format consisting 25 
of an ordered sequence of “pixels” (Le., digital data 
words), each consisting of an ordered sequence of bi- 
nary data bits. Each pixel represents a bicture “dot”, 
and, normally, consists of seven such data bits, which 
are not weighted -i.e., the value represented by a pixel 30 
is simply the sum of its bit values. Each pixel represents, 
through the sum of its bit values, the degree of black/- 
white tonal intensity represented by its corresponding 
scanned dot. 
intermittent system malfunction, it is desirable to both 
transmit and record such satellite vidicongenerated data 
in parallel, rather than serially. In this manner, a number 
of separate channels, each with a reduced bit rate can be 
used. It is further desirable to reformat the serial data 40 
such that a single channel is assigned to a given pixel 
position within all data blocks. If, for example, there are 
seven pixels per block, seven channels would be re- 
quired. 
In order to prevent catastrophic data loss during 35 
If the data from a specific pixel in all data blocks are 45 
transmitted, received and recorded on their separate 
channel, a system malfunction affecting the transmis- 
sion or recording of that channel will only effect one 
pixel in each of the blocks affected. The remaining six 
pixels (on the other channels) in the same blocks as the 50 
lost pixels would supply six-sevenths of the data inher- 
ent in the particular block, which would suffice for 
most applications. Furthermore, since the bit transmis- 
sion rate of each channel is only one-seventh of what it 
would be in the case of serial transmission, only one- 55 
seventh as much data would be affected by such a sys- 
tem malfunction of specified duration. 
There are circuits available to accomplish this task of 
reformatting and de-serializing digital data. For exam- 
ple, as shown in FIG. 1, a dual register apparatus may 60 
be employed. Here, the data is serially loaded into the 
input register 52. At a particular pulse from the clock 
58, the data is shifted in parallel to a reformatting logic 
circuit 51, which rearranges the data in a specified man- 
ner. Another pulse from the clock shifts the data from 65 
the reformatting logic circuit into the output register 56, 
from which it is outputted serially, while pew data is 
shifted into the input register. The output register 
could, of course, be adapted to output its contents in 
parallel. 
While such an apparatus would certainly accomplish 
the desired task, it is deficient in that it contains redun- 
dant hardware, Le., a complete second register. This 
superfluous hardware presents two disadvantages -it 
increases the weight of the total hardware package, and 
it nearly doubles the potential for hardware malfunc- 
tion, both of which are serious considerations, particu- 
larly in spacecraft applications. 
OBJECTS AND SUMMARY OF THE 
INVENTION 
Accordingly, it is an object of the present invention 
to provide a digital data reformatter and deserialiir 
which does not require the use of dual parallel shift 
registers. 
It is a further object of the present invention to pro- 
vide a digital data reformatter and deserializer having a 
single data register which can continuously generate a 
parallel output from continuously received serial input 
data. 
It is a yet further object of the present invention to 
provide a method for reformatting and deserialkhg 
digital data without the use of dual parallel data regis- 
ters. 
It is a still further object of the present invention to 
provide a method for generating a continuous parallel 
output of digital data from a continuous serial input of 
digital data without the use of dual parallel data regis- 
ters. 
Briefly, the present invention employs a single shift 
register or plurality of shift registers connected in seriea, 
for its primary data storage and reformatting medium. 
The shift register employed has the capacity for input 
and output in either a serial or parallel mode. 
A block of data words, whose total bit count is nor- 
mally one more than the totality of bit positions in the 
shift register, is seriaUy shined into the shift register 
until a specified number of data bits (normally, all but 
the last two) enters. In lieu of the next shift, the contents 
of the shift register and, normally, one of the remaining 
bits in the block are rearranged (shifted) in parallel, 
according to a prescribed scheme. After such rear- 
rangement, serial shiRing continues until a new data 
block is in position for bit rearrangement. 
When all bits of a rearranged data word have arrived 
in a specified group of bit positions of the data register 
(normally, the final ones), they are transferred in paral- 
lel into an output buffer, from which they may be out- 
putted in parallel to a number of separate output chan- 
nels, after a specified delay. 
Further objects and the many advantages of the sub- 
ject invention will be more readily appreciated as the 
same becomes better understood by reference to the 
following detailed description which is to be considered 
in connection with the accompanying drawings 
wherein like reference symbols designate like parts 
throughout the figures thereof. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a functional block diagram of a prior art 
digital data reformatter. 
FIG. 2 is a functional block diagram of a four-bit 
SeriaUparallel input/output shifter register, adaptable 
for use in the present invention. 
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FIG. 3 is a schematic block diagram of the digital The input to the final element 72 is from the final output 
data reformatter and deserializer of the preferred em- terminal 44 of the penultimate element 71. 
bodiment of the present invention. It will be noted that in FIG. 3 each of the successive 
FIG. 4 is a logic block diagram of a parallel shift bit positions of the total data register is numbered se- 
command module according to an embodiment of the 5 quentially, from position (output terminal) 1, which is 
present invention. the first position in element 61. to the final position 48, 
FIG. 5 is a logic block diagram of an output shift which is the final terminal of the final element 72. 
command module according to an embodiment of the The final Seven bit positions (42-48) ofthe @-bit shift 
present invention. register are connected as inputs to the output buffer 102, 
FIG. 6 is a logic block diagram of an output f+Cmm- 10 consisting of two four-bit elements 100 and 101. Thus, 
bler-serializer adaptable for use in connection with the terminals 4245 are inputs to element 100, while termi- 
present invention. nals 46-48 are inputs to element 101. Accordingly, the 
diagram Of an Output scram- output buffer has sufficient capacity to contain a single 
’’ bit elements. However, since the output buffer 102 is an 
entirely conventional parallel input/output buffer de- 
vice, it can consist of any such device or devices of any 
total number of positions sufficient to hold a single data 
The output from the output buffer 102 consists of a 
tus of the present invention consists of a sequence of ted on channel consists only of data from words in the 
bits. For convenience in discussing the invention and its transmitted in bit order from bit to bit 7. The data 
as the serial bit position of a given bit in its word, W as that it consists of bit values from words in the second the serial position of the particular word within its data word of the data blocks. Channels to are 
block. The first word of a given block to enter the data 
register has word position 1; the fmt bit to enter the entirely parallel, in this manner, to channels 1 and 2. 
all words number of bits, and all element 61 of the data register in the following order: 
blocks consist of the same number of words. word 1 bit 1, word 1 bit 2, word 1 bit 3.  . . word 1 bit 
is a logic 
bier adaptable for use in connection with the present pixel of seven bits. The buffer elements shown are four- 
invention. 
the scrambler shown in FIGS. 6 and 7. 
is a schematic diagram Of an embodiment Of 
DETAILED DESCRIPTION O F  THE 
PREFERRED EMBODIMENT word. 
The serial data received the appara- seven channel parallel data stream. The data transmit- 
data words, each consisting Of a sequence Of binary data first word position in each dab  block, the data h ing  
we define as the number Of bits per ” transmitted over 2 is entirely analgous, except 
is bit 1 of word 1; etc. we will Mume that 30 AccordindY~ a given block of data is fed into the first 
of the 
Referring now to FIG. 2, the shift register 60 is the 7, word 2 bit 1 . . . word 7 bit 7. On the other hand, that 
type of shift register utilized in the data register of the be outputted from the output chm- 
preferred embodiment of the present invention. Data 35 nels in Parallel 89 follows: channel 1 will carry word 1 
data 
be shifted into this device bit 1 at the same time channel 2 is carrying word 2 bit 1, 
through the serial input m d  be serially shifted out of next, channel 1 will carry word 1 bit 2, while C h -  
the device through the serial output. A pulse from an ne1 2 is carrying word 2 bit 2, etc. The output time for 
serial shift command governs this activity in a the entire data block will be identical to the input time, 
conventiond manner. Likewise, data can be shifted into 40 i ~ %  the output frequency per channel is one-seventh as 
the device in parallel through the parallel input tenti- great as the input frequency, since seven parallel chan- 
nals, EFGH, and shifted out in parallel through the nels are used at the 
parallel output terminals, ABCD,  his activity is gov- The shifting operations within the data register and 
emed by a pulse from an external parallel shift com- output buffer 102 are ult-telY controlled by a high 
mand, also in a conventional manner. 45 frequency clock 80 which, in turn, activates a parallel 
The device shown in FIG. 2, a four-bit shift register shift command module 85 and an output shift command 
of the type described, is typified by the Model 54L95 module 95- The high frequency Clock is an entirely 
IC, manufactured by several companies. Since the nor- conventional Crystal Clock and its frequency C a n  be 
mal data block processed by the apparatus of the pres- s&~ted according to the rate and Volume Of data PrO- 
ent invention will consist of far more than four bits, a 50 cessing which is to be accomplished. Since the fastest 
shift register with a far larger number of bit positions rate at which the model 54L95 IC‘s operate reliably is in 
(actually, one less than the number of bits in each block) the vicinity of 2.5 mHz, it is desirable, when employing 
would be required. Such a configuration can easily be such devices as the data register elements 6172, to em- 
realized by serially connecting a number of devices Ploy a clock generating a Pulse frequency of about 2 
such as shown in FIG. 2, or by utilizing a much 55 mHz. 
“longer’* single shift register of the type described. In our example, wherein a 48-bit data register is em- 
For the immediately ensuing discussion, we will as- p b e d ,  and a sequence of 49-bit data blocks is pro- 
sume that each data word is a pixel of seven bits, and cessed, the high frequency clock 80, during each 49- 
that there are seven pixels in each data block. It will period cycle (in which an entire data block is pro- 
subsequently be shown that the teachings herein pres- 60 cessed), shifts each element of the data register 47 times, 
ented can be generalized to cover data blocks of virtu- then  lip a pulse (the 48th) after which it again acti- 
ally any size and regular internal logical structure. vates the elements once, completing the cycle. Accord- 
Referring now to FIG. 3, the data register of the ingly, the output from the high frequency clock is 
preferred embodiment of the present invention consists NAND-gated with the output from the parallel shift 
of a series of elemental shift registers 61-72, each of the 65 command module 85 by means of a NAND-gate 91. 
type shown in FIG. 2. Serial data is fed into the initial The parallel shift command module generates a single 
one of these elements 61; its final output terminal 4 is pulse during each 49-period cycle, corresponding, in 
connected as the input to the second element 62; etc. time, to omitted shift 48. Thus, by NAND-gating the 
5 
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two outputs, the 48th pulse from the high frequency 
clock is prevented from reaching the data register. 
Accordingly, for the first 47 bit period in each data 
block cycle, the first 47 bits of a particular data block 
are serially shifted into and through the sequential ele- 
ments of the data register. As a result, bit 1 of the data 
block occupies bit position 47 (in data register element 
72), bit 2 occupies bit position 46, etc. Bit 47 occupies bit 
position 1, in element 61. Again, the input data is for- 
matted so that bit positions 4147, inclusive, contain bits 
7-1, respectively, of pixel (word) 1 of the particular data 
block at this time. Bit positions 34-40 contain, serially in 
reverse order, the bits of word 2, etc. 
During the 48th clock period, a rearrangement of bits 
within the data register is accomplished, so that after 
the rearrangement, the data is formatted to cause the 
final seven bit positions of the data register to contab 
(in reverse order) bit 1 from all Seven pixels of the data 
block. The penultimate seven bit positions contain bit 2 
6 
continued 
DATA 
REGISTER CONTENTS CONTENTS 
BIT BEFORE AFTER 
a POSITION REARRANGEMENT REARRANGEMENT 
J 
WORD BIT WORD BIT 
43 I 5 6 I 
44 I 4 5 I 
45 I 3 4 I 
I 
I 
I 
This rearrangement, during the 48th clock period, is 
accomplished by means of a specified interconnection 
15 of the input and output terminals of the various ele- 
ments comprising the data register, and is activated by 
a single pulse from the parallel shift command module 
85. FIG. 3 shows how the elements are interconnected, 
the bottom terminals of each element representing the 
from each of the seven words (ag&n, in reverse order), 20 inputs thereto and the top teminals representing the 
etc. Furthermore, the rearrangement fills the data regis- outputs (and also the data register bit positions within 
ter, i.e., it not only rearranges the bits 8s indicated, but the element). Thus, using element 61 as an example, its 
it also introduces the 48th bit of the data block into the first (leffmost) input terminal is connected to output 
data register (at bit position 7). terminal @e., bit position) 6, which is in element 62. 
The following table shows the contents of the 48 bit 25 Likewise, the second input to element 61 is connected 
positions of the data register before and a h r  rearrange- to the output from bit position 13, which is in element 
ment according to this scheme. In this table, the “0‘‘ 64. FIG. 3 clearly shows the remaining interconnec- 
data register bit position represents the position of the tions and, in particular, shows that the input to the third 
next bit to be entered into the data register, Le., the one bit p i t i o n  in element 62 comes from the “ 0  bit posi- 
which would enter bit position 1 in element 61 if a single 30 tion. 
serial shift were to be-wmplished. 
DATA 
REGISTER CONTENTS CONTENTS 
POSITION REARRANGEMENT REARRANGEMENT 
BIT BEFORE AFIXR 35 
WORD BIT WORD BIT 
1 1 
0 
1 
2 
3 
4 
5 
6 
1 
8 
9 
10 
11 
12 
13 
14 
15 
16 
17 
18 
19 
21 
22 
23 
24 
25 
26 
27 
28 
29 
30 
31 
32 
33 
34 
35 
36 
37 
38 
39 
40 
41 
42 
m 
i 
7 
1 
1 
1 
7 
6 
6 
6 
6 
6 
6 
6 
5 
5 
5 
5 
5 
5 
5 
4 
4 
4 
4 
4 
4 
4 
3 
3 
3 
3 
3 
3 
3 
2 
2 
2 
2 
2 
2 
2 
I 
I 
6 
5 
4 
3 
2 
1 
1 
6 
5 
4 
3 
2 
I 
1 
6 
5 
4 
3 
2 
1 
7 
6 
5 
4 
3 
2 
I 
7 
6 
5 
4 
3 
2 
1 
7 
6 
5 
4 
3 
2 
I 
7 
6 
7 
6 
5 
4 
3 
2 
1 
7 
6 
5 
4 
3 
2 
I 
1 
6 
5 
4 
3 
2 
I 
7 
6 
5 
4 
3 
2 
1 
7 
6 
5 
4 
3 
2 
I 
7 
6 
5 
4 
3 
2 
1 
7 
7 
7 
7 
7 
7 
7 
7 
6 
6 
6 
6 
6 
6 
6 
5 
5 
5 
5 
5 
5 
5 
4 
4 
4 
4 
4 
4 
4 
3 
3 
3 
3 
3 
3 
3 
2 
2 
2 
2 
2 
2 
2 
1 
40 
45 
50 
55 
60 
65 
There are numerous means which may be employed 
to generate the required activation pulse at the 48th 
clock period. 
FIG. 4 shows an exemplary embodiment of a parallel 
shift command module 85 to accomplish this. Here a 
binary ripple counter 86 accumulates a continuous bi- 
nary count, as each successive pulse from the high fre- 
quency clock 80 is generated. The instantaneous count 
is continuously compared with the contents of a “48” 
comparator 87, a conventional binary comparator, in 
which is stored the binary number “48”. When the 
count in the binary ripple counter reaches “48”, a single 
pulse is generated from the “48” comparator, and this is 
AND-gated with the clock pulse by means of an AND- 
gate 88, to produce the desired parallel shift activation 
The ripple counter is reset by the pulse which is gen- 
erated by the comparator. However, since our present 
assumption calls for a 49-period cycle, the counter can- 
not be reset until it has reached the count of “49”. Ac- 
cordingly, a 1-bit delay 89 intervenes between the com- 
parator pulse and the reset mechanism. This delay, 
which can be implemented as a simple 2-bit-position 
shift register, is activated by the clock pulses. The out- 
put from the delay, which will occur at the 49th clock 
period, activates a conventional reset mechanism 90 
which, in turn, resets the binary ripple counter 86 to 37 
0”. 
Thus, the desired rearrangement of the bits within the 
48 bit positions of the data register is accomplished. In 
particular, this rearrangement causes all “bit 1’s” in the 
data block to appear simultaneously (in reverse order) 
at bit positions (and output terminals) 42-48. Simulta- 
neously, these “bit 1’s” each appear in their assigned bit 
positions in the two elements 100,101 of output buffer 
102 for temporary storage. As shown in FIG. 3, and in 
accordance with the hereinabove described bit rear- 
rangement, bit 1 of word 1 appears in the rightmost bit 
pulse. 
7 
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position of the buffer, while bit 1 of word 7 appears in 
the leftmost position. The contents of the output buffer 
are stored for seven clock periods, after which time 
they are simultaneously fed into the output lines, chan- 
nels 1 to 7. 
This operation is activated by the output shift com- 
mand module 95, which is much like the parallel shift 
command module 85. As shown in FIG. 5, this device 
preferably comprises a binary ripple counter 96, which 
counts pulses from the high frequency clock 80; a “7” 
comparator 91, which generates a pulse when the count 
of “7” achieved in the binary ripple counter; a conven- 
tional reset mechanism, activated by the comparator 
output pulse, which resets the binary ripple counter; 
and an AND-gate 98, whose inputs are the comparator 
pulse and clock pulse, and whose output is the neces- 
sary activation pulse for the output buffer. 
Thus the first group of bits in the new format are 
simultaneously dumped into the seven output channels. 
The 49th pulse from the high frequency clock 80 
causes the final, 49th, bit of the data block to be shifted 
into the position 1 in element 61. It will be noted that 
this bit is already in its proper position in the new for- 
mat. 
At this point, a new 49-bit cycle automatically begins, 
and bits are serially shifted through the data register. 
Every 7th clock period, the contents of the output 
buffer 102 are emptied, causing the instantaneous con- 
tents of bit positions 42-48 to be simultaneously loaded 
into their proper positions in the buffer. They are stored 
there for seven clock periods, and outputted into the 
seven output channels, at which time they are replaced 
by a new group of seven bits. 
It can be seen, therefore, that data processing by 
means of this apparatus is continuous, and a vast se- 
quence of data blocks can be processed quite rapidly. 
Thus far we have assumed that the data blocks being 
processed each consist of seven sequential words, the 
latter each containing seven sequential bits of binary 
information. It is by no means necessary to restrict the 
present invention to such a data configuration. 
We will now assume a generalized data block of m 
words each containing n data bits. We will also assume 
that all data blocks are consistent in this respect, and 
that they are originally formatted in the same manner as 
in our previous example, i.e., the data bits are intro- 
duced in the following order: word 1 bit 1, word 1 bit 2, 
word 1 bit 3, etc. Finally, we shall assume that the data 
is to be reformatted into the same configuration as in 
our previous example, with m parallel output channels, 
each representing a single one of the word positions 
within the data blocks. 
With these assumptions, this generalized apparatus is 
configured as follows: 
Since there are nm bits in each data block the bit 
capacity of the data register would necessarily be nm - 
1. Likewise, since there are m words in each data block, 
there would be m bit positions in the output buffer 102 
and m output channels. Correspondingly, the last m 
output terminals in the data register would each be 
connected as the input to a particular bit position in the 
output buffer. In the parallel shift command module 85, 
the comparator 87 would be an “nm - 1” comparator. 
Likewise, in the output shift command module 95 the “7” 
comparator 91 would be an “m” comparator. 
The interconnections between the bit positions in the 
data register are determined according to: 
where 
5 I = the bit position in the data register whose input is 
to be interconnected with the output terminal corre- 
sponding to the particular data bit which is to be 
“moved” during reformatting; 
m = the number of data words per data block; 
h = the number of bits per data word; 
B = the relative position of the bit to be moved 
within its original data word (Le., its bit position); and 
W = the relative position of the word containing that 
bit, in its original data block. 
It should be carefully noted, at this juncture, that the 
concept of bit position is here used in two different 
ways. The bit position of a bit within its word refers to 
the sequential ordering of bits within that word. Bit 
position, in reference to the data register, means the 
20 sequence of bit positions of the shift register itself, be- 
10 
15 
25 
30 
35 
40 
50 
I 5  
jo 
i5 
ginning with 1 at the input end and ending with nm - 1 
at the opposite end. Thus, since the data in each block is 
loaded in order of increasing bit position within data 
words and increasing word position within the data 
block, when the data are stored in the data register just 
prior to rearranging (at the (nm - 1)th clock period), the 
lowest relative bit and word positions of the data will be 
stored in the highest bit positions of the data register, 
and vice versa. 
The quantities B and W in formulat (1) are calculated 
by first calculating a quantity A: 
where 
p = the bit position in the data register occupied by 
the particular data bit to be “moved”. 
Having calculated A, which will, in most cases, consti- 
tute a whole number and a fraction, W is simply the 
whole number plus 1, while B is simply the numerator 
of the fraction (if any) plus 1. 
Having described in detail the reformatteddeserial- 
izer of a preferred embodiment of the present invention, 
attention will not be directed to certain additional em- 
bodiments which will be useful in certain applications. 
Referring now to FIG. 6, it may be desirable, in some 
applications to scramble the final outputs, by rearrang- 
ing channels, and reserializing the resultant into a 
scrambled serial output. This is accomplished by pass- 
ing the m-channel output, in parallel, through a scram- 
bler 110, which rearranges the channel sequence. The 
output from the scrambler is fed in parallel into a delay 
l i e  115 and outputted serially. The delay line is oper- 
ated by the same high frequency clock 80 which gov- 
erns the other elements of the overall apparatus. 
As shown in FIG. 7, the delay line 115 can be dis- 
pensed with, if only a channel-scrambled parallel output 
is desired. 
In either case, the scrambler 110 can consist of no 
more than a bank of input terminals and a bank of out- 
put terminals which are interconnected in some pre- 
scribed fashion, as shown, for example, in FIG. 8. 
The reformatting capability of the preferred embodi- 
ment of the present invention can, particularly with the 
use of the aforementioned scrambler concepts, be uti- 
lized as a cryptographic device. The various terminals 
of the elements of the data register can be intercon- 
4,139,839 
positions in said shift register means, the bit values nected in any desired fashion for bit scrambling in a 
known manner. Likewise, the scrambler 110 can be therein; 
embodied in several devices, each with a different inter- clock means to generate command pulses to activate 
nal scrambling arrangement, fashioned into plug-in said shin register means, said parallel shift com- 
modules. In any event, since the scrambling pattern of 5 mand m- responsive to said coamand pulses; 
the overall apparatus is completely known, descram- and 
bling can be accomplished in a relatively simple manner output shift command means, responsive to said com- 
by an authorized receiver. mand pulses, to generate secondary pulses to acti- 
Ordinary frequency division can be accomplished by vate said output buffer means. 
means of the present apparatus by simply 2. The apparatus as detined in claim 1, wherein said 
in a frequmcy division factor of (7, in the emw- interconnections between prescribed pairs of said bit 
p i t i ons  within said shift register in accordance with m a t  shown in FIG. 3). said relationship. While a preferred embodiment of the present inven- 3. The appatatus as in claim wherein said tion hap been described hereinabove, it is intended that interconnections interlink at least 11111 of said pairs. all matter contained in the above description and shown 4. The apparatus Bs defined in claim 3, wherein = 
in the accompanying drawings to be interpreted as illus- m. 
trative and not in a limiting sense and that all modifica- 5. The apparatus as defined in claim r, wherein = 
tions, constructions and arrangements which fall within u) 7. 
6. The apparatus as defined in claim 2. wherein said the scope and spirit of the invention may be made. 
parallel shift command means is adapted to cause shift- 
ing of data through said in te rconn~ons  during the 
7. The apparatus as defined in claim 6, wherein said 
8. The apparatus as defined in claim 6, wherein said 
tial bit positions, said shift resister means adapted link4 &jft-re&em 
to seqUmtially receive the bits of said block and 30 9. The apparatus as defined in claim 2, wherein said 
shift said bits serially, said shift re&ter means fur- output shift command meam is adapted to generate one 
ther adapted to selectively receive and output bit of said secondary pulses in rtspoase to m of said corn- 
values at selected bit positions therein; mand pulses. 
parallel shift command means to selectively cause bit 10. The apparatus as defined in claim 9, wherein said 
values from selected ones of said bit p i t i ons  to be 35 group of bit pitions comprises a continguous series of 
inputted to selected other ones of said bit positions, m bit positions. 
in prescribed one-to-one correspondence in accur- 11. The apparatus as d e b 4  in claim 10, wherein the 
dance with the relationship: last of the bit positions in said continguous series is the 
(nm - 1) bit position of said data register. 
I = am - [(B - 1)m + fl 12. The apparatus as defmed in claim 10, further in- 
cluding m parallel primary output channel means, each 
adapted to selectively rcceive the bit values in a spoci- 
frd one ofthe bit positions in said output buffer m-s. 
13. The apparatus as defined in claim 12, further in- 
45 cluding scrambler means to convert said m primary 
output channels to m secondary output channels, the 
sequential ordering of secondary output channels 
differing from that of said primary output channels in a 
predescribed fashion. 
14. The apparatus as defined in claim 13, further in- 
cluding reserializing means to receive data from said 
secondary output channels in parallel and to generate, 
therefrom, a serial output data stream. 
9 
10 
the parallel shift c0-d module 85. This will result @el shift colIDIland m- output-whPut 
What is claimed is: 
1. Apparatus for reformatting and deserializing a 
continuous MZkS of digital data blocks, each Of said data 
each of said data words comprising an ordered series Of 
shift register means containing at least nm - 1 muen- 
(nm - 1)th clock 
shift register means wmp- a single dft 
shift register m w  comprises a plurality of serially- 
of said clock means. 
bkdcs 
n data bits, said apparatus comprising: 
an Ordered series Of m data Words* 25 
40 
where: 
I = the sequential bit position, within said shift 
register means, at which a givm binary datum is 
to be received; 
n = the number of data bits in each data word; 
m = the number of data words in each data block 
B = the ordered bit position, within its data word. 
of said given binary datum; and 
W = the ordered word position, within the data M 
block, of the data word containing said given 
datum; 
output buffer means having at least m bit positions, to 
selectively receive, from a selected group of m bit + . * * *  
55 
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